








REV	ISS	DATE	DETAILS
0	A	31 JUL 92	NEW DRAWING BC MM
1	A	21 SEP 92	ECO 4K/1019 TH1 TH2 WERE 2R2 NOW 1R2 MM
1	B	28 APR 93	DETAIL ADDED FOR E2 AND E3 BUILDS MM









E2 VERSION
THE FOLLOWING CHANGE TO BE MADE
PL1 - 96 WY VT (SSL STOCK NO 32JR96AU)
INTRODUCED BY ECO 4K/1059 TO EASE
INSTALLATION INSIDE BULGE BACK PANEL
ON E1 & E3 BUILDS PL1 IS
96 WY RT (SSL STOCK NO 32JC96BU)

E3 VERSION
PROVIDES A BUFFER GAIN OF 0dB
BY MAKING THE FOLLOWING CHANGES
R12,13,22,23,32,33,42,43,52,53,62,63 - 27K4
INTRODUCED BY ECO 4K/1135 FOR USE IN G+ CONSOLES
TO BUFFER THE MAIN OUTPUT DISTRIBUTION

PCB ISSUE AB
USED ON 631 A2
TITLE 12x BAL BUFFER +4dB
DRG.NO. T82382.71
SHEET 1 OF 2

Solid State Logic



- PL1 2B
- PL1 4B
- PL1 6B
- PL1 8B
- PL1 10B
- PL1 12B
- PL1 14B
- PL1 16B
- PL1 18B
- PL1 20B
- PL1 22B
- PL1 24B

E2 VERSION

THE FOLLOWING CHANGE TO BE MADE

PL1 - 96 WY VT (SSL STOCK NO 32JR96AU)

INTRODUCED BY ECO 4K/1059 TO EASE

INSTALLATION INSIDE BULGE BACK PANEL

ON E1 & E3 BUILDS PL1 IS

96 WY RT (SSL STOCK NO 32JC96BU)

E3 VERSION

PROVIDES A BUFFER GAIN OF 0dB

BY MAKING THE FOLLOWING CHANGES

R72,73,82,83,92,93,102,103,112,113,122,123 - 27K4

INTRODUCED BY ECO 4K/1195 FOR USE IN G+ CONSOLES

TO BUFFER THE MAIN OUTPUT DISTRIBUTION

COPYRIGHT © SSL ALL RIGHTS RESERVED.
THIS DOCUMENT MAY NOT BE REPRODUCED
IN ANY FORM WITHOUT THE WRITTEN
PERMISSION OF SOLID STATE LOGIC.

REV	ISS	DATE	DETAILS
0	A	31 JUL 92	NEW DRAWING BC MM
1	A	21 SEP 92	ECO 4K/1019 NO CHANGE MM
1	B	28 APR 93	DETAIL ADDED FOR E2 AND E3 BUILDS MM

PCB ISSUE AB

USED ON 631 A2

TITLE 12x BAL BUFFER +4dB

DRG.NO. T82382.72

SHEET 2 OF 2

Solid State Logic